Dbm (discuter | contributions) m |
Dbm (discuter | contributions) m |
||
Ligne 3 : | Ligne 3 : | ||
[[Accueil|<''Retour à la page d'accueil / Back''>]] | [[Accueil|<''Retour à la page d'accueil / Back''>]] | ||
+ | |||
Ligne 30 : | Ligne 31 : | ||
:**Pdf version: [http://www.info.fundp.ac.be/~dbm/Documents/Tutorials/DB-Design/MiniTut-2002.pdf MiniTut-2002.pdf] | :**Pdf version: [http://www.info.fundp.ac.be/~dbm/Documents/Tutorials/DB-Design/MiniTut-2002.pdf MiniTut-2002.pdf] | ||
:*Visit also the DB-MAIN official site [http://www.db-main.eu www.db-main.eu] or the site of ReveR s.a. [http://www.rever.eu www.rever.eu], now in charge of the maintenance and evolution of DB-MAIN. | :*Visit also the DB-MAIN official site [http://www.db-main.eu www.db-main.eu] or the site of ReveR s.a. [http://www.rever.eu www.rever.eu], now in charge of the maintenance and evolution of DB-MAIN. | ||
+ | |||
===TRAMIS/Master=== | ===TRAMIS/Master=== | ||
Ligne 81 : | Ligne 83 : | ||
===VisiComp=== | ===VisiComp=== | ||
*'''Type''': Graphical computer simulator | *'''Type''': Graphical computer simulator | ||
− | *'''Description''': | + | *'''Description''': VisiComp (name inspired by VisiCalc) is a graphical simulator for an educational computer. This computer has a very simple architecture: a main memory of up to 100 cells (each accomodating a signed 5-digit number), the standard handful of registers (P-counter, instruction register, logical register, accumulator + its extension register), 37 instructions organized into 7 instruction families, 10 addressing modes, a sequential input device, a sequential output device, bootstrap (kind of MBR). The simulator also includes a monitor that manages and controls all the parts of the computer (interactive + script interpreter), configuration files, input file loader, etc. The computer has been used to illustrate architecture and programming principles such as Von Neuman architecture, basic program structures, I/O buffering, recursion, relocatable programs, bootstrapping ans even a business application (order management and invoicing with 3 files). The simulator and its additional components required at runtime no more than 12 KB (12,000 bytes!) in RAM. It was developed in TRS-80 Basic then in CP/M Basic. |
− | *'''Requirements''': TRS-80 Model 1 - Level 2 (16 KB RAM); CP/M | + | *'''Requirements''': TRS-80 Model 1 - Level 2 (16 KB RAM); CP/M; BASIC language processor; |
*'''Date''': 1982 | *'''Date''': 1982 | ||
*'''Status''': discontinued | *'''Status''': discontinued | ||
*'''Availability''': Source code available on paper | *'''Availability''': Source code available on paper | ||
*'''References and resources''': | *'''References and resources''': | ||
− | **Jean-Luc Hainaut, ''THE VISIBLE COMPUTER - A graphical computer simulator''. Technical report, 1982. 75 pages. [ | + | **Jean-Luc Hainaut, ''THE VISIBLE COMPUTER - A graphical computer simulator''. Technical report, 1982. 75 pages. [http://www.info.fundp.ac.be/~dbm/Documents/Ouvrages/The-Visible-Computer/The-Visible-Computer.pdf [full text]] This document results from the scanning of poorly printed pages. It is incomplete and probably includes too many errors. In addition, it will probably be considered fairly naive. Consider that it was written 30 years ago and that computer technology has considerable evolved since then, to such an extent that is has become quite complex and impossible to describe in detail to plain lay readers. |
**Source code available on paper (anyone interested?) | **Source code available on paper (anyone interested?) | ||
<Retour à la page d'accueil / Back>
Sommaire |